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Abstract. This paper proposes a novel differential
CMOS Schmitt trigger with adjustable hysteresis. The
hysteresis of the proposed circuit is generated using
cross-coupled pMOS or nMOS transistors, which can be
tuned by engineering cross-coupled transistors current.
By changing input voltage, the hysteresis window can
also be adequately adjusted. Negative feedback has been
introduced through CMOS differential amplifier which
makes the circuit less sensitive to process, supply volt-
age and temperature (PVT) deviations. The proposed
configuration uses TSMC 0.18 µm CMOS technology
with 1.8 V supply voltage. Simulation results show that
the switching voltage of the circuit can be tuned for tar-
get applications.
Keywords
Adjustable hysteresis, low power, Schmitt trig-
ger, self-biasing.
1. Introduction
A CMOS Differential Amplifier (CDA) is extensively
used in analog and mixed-signal applications. CDA
configuration is fully complementary and biased with
negative feedback, which differs from the conventional
CMOS differential amplifier. Moreover, CDA configu-
ration comprises less die area, consumes less power and
negative feedback that make the circuits less sensitive
to Process, supply Voltage and Temperature (PVT)
variations [1].
Schmitt trigger is a bistable circuit which is exten-
sively used in both analog as well as digital signal
processing systems to improve the circuit immunity
against noise and disturbances [2] and [3]. The tra-
ditional Schmitt trigger is generally realised using op-
erational amplifiers and resistors connected in positive
feedback, which has the drawback of high-power con-
sumption. Dokic [4] proposed three different designs of
single-ended Schmitt trigger. In his two designs, three
transistors are connected between power and ground
rails while in third design, four transistors are con-
nected between power and ground rails. This par-
ticular stacked design became a basic building block
to prepare many complex Schmitt trigger circuits but
is not preferable for the application where the supply
voltage is low. Steyaert et al. [5] introduced a novel
CMOS Schmitt trigger comprising of two inverters with
an extra feedback transistor. Wang [6] proposed a low-
power adjustable Schmitt trigger circuit. The most
significant feature of this circuit is the hysteresis ad-
justment. Pfister [7] proposed a minor modification of
[4] and converted it to the controllable hysteresis con-
figuration. Kim et al. [8] introduced a new waveform-
reshaping circuit which is considered as an alternative
to the conventional Schmitt trigger. This configuration
is suitable for high-speed system design because it uses
the ratioless inverters, and these inverters do not re-
quire extra standby current. Al-Sarawi [9] proposed
a Low power Schmitt trigger circuit which consists
of six transistors set in a complementary MOS struc-
ture. Zhang et al. [10] presented CMOS Schmitt trig-
ger circuits with the help of a substrate-bias technique
which is suitable for low voltage applications. Pedroni
[11] introduced an open-loop approach for designing
a Schmitt trigger circuit which allows low voltage and
high-speed operation compared to other traditional ap-
proaches. Vipul [12] proposed two new inverter-based
designs, which are immune to kickback noise arise from
the subsequent blocks. Sapawi et al. [13] presented
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NAND gate based Schmitt Trigger design, which is
suitable to operate for low voltage operation. Suresh
[14] suggested modifications for Schmitt trigger circuit
with self-bias transistor technique, which can operate
for low power circuits. Meenali et. al. [15] presented
Schmitt Trigger using body bias techniques to improve
the timing and device leakage performance. Ke Lin et.
al. [16] proposed PVT insensitive Schmitt trigger with
fully adjustable hysteresis threshold voltages.
All the above-mentioned Schmitt Trigger circuits are
single-ended configurations. Differential Schmitt trig-
ger configuration developed from Allstot’s design [17],
[18] and [19] which is designed especially to use in wire-
less applications. Wei et al. [18] and [19] presented dif-
ferential Schmitt trigger specifically designed for Asyn-
chronous Sigma Delta Modulator(ASDM), which is fur-
ther modified in [19] and [20] for programmable hys-
teresis. Yuan [2] and [3] introduced two new differential
Schmitt trigger configurations with tunable hysteresis.
The first configuration has used an inverter to gener-
ate hysteresis, while the second configuration has used
regenerative current-feedback, which is suitable for low
power and high-speed applications. Ali Nejati [20] pro-
posed ultra-low voltage differential Schmitt trigger us-
ing bulk-driven and sub threshold techniques.
In this paper, three novel differential Schmitt trig-
ger configurations are proposed. The proposed config-
urations of Schmitt trigger make use of the fully com-
plementary CMOS differential amplifier. In the first
design, self-biasing technique is used to avoid the sepa-
rate biasing circuit for amplifiers while the second and
the third design require separate biasing to adjust the
hysteresis width of the circuit. However, all three con-
figurations do not require individual amplifier biasing
circuits, which save the total power and die area of
the configuration. Rest of the paper is organized as
follows: Sec. 2. provides brief description about dif-
ferential CMOS Schmitt trigger proposed by Yuan [2].
Detail explanation of proposed low voltage differential
CMOS Schmitt trigger is given in Sec. 3. Simula-
tion results of the proposed Schmitt trigger designed
in TSMC-0.18 µm using 1.8 V supply voltage are dis-
cussed in Sec. 4. Conclusion of the work is given in
Sec. 5.
2. Differential CMOS Schmitt
Trigger
Yuan [2] proposed Differential CMOS Schmitt trigger
consisted of diodes connected in a differential pair with
additional current sources as shown in Fig. 1. Hys-
teresis is introduced through two inverter circuits. For
V(IN+) > V(IN−), we first assume that the inverter
feedback network (consists of M7–M10 transistors) is
VIN+ VIN-
   VC1     VC2
VC3
M5 M3
M1
M9
 
M7
M10
M8
M4 M6
M2
M11
M12
M13
 M14 M15
VOVss
VDD
Fig. 1: Differential CMOS Schmitt trigger [2].
not activated then V(IN+) = (VSS + VT ) +
√
ID5
K1
and VIN- = (VSS + VT ) +
√
(ID6
K2
. Here K1,2 =
1
2
µnCox
(
W
L
)
1,2
, VT is the threshold voltage of MOS
transistors, and Vss is the voltage at node SS. Hence
VIN+ = VIN- +
(√
ID5
K1
−
√
ID6
K2
)
. (1)
When the inverter network is activated and
ID5 = K1(VIN+ − VSS − VT )2 + ID7 hence
VIN+ ≈
√
ID5
K1
(
1− 1
2
ID7
ID5
)
+ (VSS + VT ). (2)
Similarly, K2(VIN-−VSS−VT )2 = ID6+ID10, therefore
VIN- ≈
√
ID6
K2
(
1 +
1
2
ID10
ID6
)
+ (VSS + VT ). (3)
By subtracting Eq. (3) from Eq. (2), VIN+ can be given
by:
VIN+ =
(
VIN- +
√
ID5
K1
−
√
ID6
K2
)
−1
2
(
ID10
ID6
√
ID6
K2
+
ID7
ID5
√
ID5
K1
)
.
(4)
By comparing Eq. (1) and Eq. (4), it is apparent
that the second term in Eq. (4) measures the change
of the switching voltage when the feedback network is
initiated.
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3. Proposed Low Voltage
Differential CMOS Schmitt
Trigger
In this section, three different CMOS differential ampli-
fier based Schmitt trigger configurations are presented.
In each circuit, additional transistors are connected in
positive feedback, which introduces hysteresis in the
circuit.
Figure 2 shows proposed Schmitt trigger schematic,
which consists of two CMOS inverters (M1–M2 and
M3–M4) and two transistors M7 and M8 which are
biased in the triode region. The tail currents of the
differential amplifiers become adaptive by connecting
the gates of M7 and M8 to the drains of M3 and M4.
PMOS transistors M5 and M6 add the hysteresis in the
circuit. By keeping M7 and M8 transistors in the triode
region, the proposed Schmitt trigger can deliver output
switching currents that are significantly greater than
its quiescent current. While in conventional CMOS dif-
ferential amplifiers, switching currents can be limited
by current-source [18], [19], [20] and [21]. This charac-
teristic makes the proposed structure suitable for high-
speed comparator applications.
  VIN-        VIN+
         
VBIAS
     VOUT
          
VBIAS
VBIAS
M1 M3
M7
M8
M2 M4M5 M6
M11
M12 M10
M9
VDD
Fig. 2: Proposed Schmitt trigger schematic.
Considering the first case where hysteresis transistor
M6 is off, to make analysis simple, neglect the effect
of channel length modulation. When VIN- < VIN+, the
drains of M1 and M2 rise and turn off the M6 transistor.
At the same moment, M3 and M4 transistors remain
in saturation. Saturation current is given as
ID3 = ID4, (5)
K3
2
(VIN+ − VN − VTn)2 = K4
2
(VP − VIN+ − VTp)2 ,
where K3 = µ3Cox
(
W
L
)
3
, K4 = µ4Cox
(
W
L
)
4
and
VT = VTn = |VTp|.
If switching point of the inverter structure which con-
sists of M3 and M4, is VTIN+
VTIN+ =
VP + VT (R1 − 1) +R1Vn
R1 − 1 , (6)
where R1 =
√
K3
K4
, K3 = µ3Cox
(
W
L
)
3
and
K4 = µ4Cox
(
W
L
)
4
, Vn and Vp are the node voltages
between M3 and M8 transistors and M4 and M7 tran-
sistors respectively.
In same manner:
VTIN- =
VP + VT (R2 − 1) +R2Vn
R2 + 1
, (7)
where R2 =
√
K1
K2
and VTIN- is the switching point of
the inverter structure consists of M1 and M2 transis-
tors.
By subtracting Eq. (7) from Eq. (6) with assumption
R1 = R2, i.e., if both the inverters are having perfect
device matching then VTIN- = VTIN+ . This shows that
the switching of the circuit will occur when the input
voltages become equal.
When M6 transistor will be on, then positive feed-
back gets activated and current at the drain of M3 and
M4 transistors would be:
ID3 = ID4 + ID6, (8)
K3
2
(VGS3 − VT )2 = ID4
[
1 +
ID6
ID4
]
, (9)
√
K3
2
(VGS3 − VT ) =
√
ID4
√
1 +
ID6
ID4
. (10)
If the ID6 is small compared to ID4, Eq. (10) can be
simplified by formula given in [2].
√
1 + x ≈ 1 + 1
2
x− 1
8
x2 + . . . ≈ 1 + 1
2
x, (11)
√
K3
2
(
VTIN+ − Vn − VT
)
=
=
√
K4
2
(
VP − VTIN+ − VT
)(
1 +
1
2
ID6
ID4
)
,
(12)
VTIN+
(
R+ 1 +
1
2
ID6
ID4
)
= VP + VT (R− 1)
RVn +
1
2
ID6
ID4
(VP − VT ) ,
(13)
where R1 =
√
K3
K4
and R2 =
√
K1
K2
.
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With perfect matching assumption, R1 = R2 = R.
In same manner,
ID1 = ID2 + ID5, (14)
VTIN-
(
R+ 1 +
1
2
ID5
ID2
)
= VP + VT (R− 1)+
+RVn +
1
2
ID5
ID2
(VP − VT ).
(15)
By subtracting Eq. (13) from Eq. (15) and assuming
R+1+
1
2
ID6
ID4
is almost same as R+1 and R+1+
1
2
ID5
ID2
is almost same as R+ 1:
VTIN- = VTIN+ +
VP − VT
2(R+ 1)
[
ID5
ID2
− ID6
ID4
]
. (16)
The change of the switching voltage can be quan-
tified through Eq. (16). It is also observed that the
hysteresis can be adjusted through changing the feed-
back current, ID6 and ID5.
So by adding two transistors at the source of M5
and M6, the circuit can be converted into adjustable
hysteresis configuration as shown in Fig. 3.
The positive feedback can also be generated us-
ing nMOS transistors in place of pMOS transistors,
which suggests the possible modification to the struc-
ture shown in Fig. 3. The modified circuit with nMOS
transistors is given in Fig. 4. Use of nMOS transistors
will shift the hysteresis window without significantly af-
fecting its width. This will help in applications where
low die area is required.
   VIN-      VIN+
         
VBIAS
     VOUT
          
VBIAS
VBIAS
    VB2VB1
M1 M3
M2 M4
M9
M10
M11
   M12
M7
M8
     M5      M6
  M13 M14
Fig. 3: Configuration for adjustable hysteresis with pMOS tran-
sistors.
  VIN-
       
VIN+
         
VBIAS
   VOUTVBIAS
M7
M2 M4
M11 M9
VB1 VB2
VBIAS
M1 M2
M10   M12
M8
M5 M6
M13 M14
Fig. 4: Configuration for adjustable hysteresis with nMOS tran-
sistors.
4. Simulation Results
The Schmitt trigger circuits, shown in Fig. 2, Fig. 3 and
Fig. 4 are designed and simulated using 0.18 µm CMOS
technology in Cadence with 1.8 V supply voltage.
Figure 5 shows VOUT when VIN+ = 0.8 V. It is noted
that without the hysteresis transistor, the switching
voltage of the proposed circuit is approximately 0.82 V.
When the positive feedback is added with transistors
M5 and M6 then circuit will observe hysteresis. Posi-
tive feedback also sharpens the state transition.
Figure 6 shows VOUT with VIN+ = 0.9 V and
VIN+ = 1 V. It is noted that the hysteresis window can
be set by appropriate selection of VIN . As discussed
earlier that first proposed Schmitt trigger design, which
is shown in Fig. 2, has used self-biased fully differen-
tial amplifier configuration, which is simulated through
different PVT corners as per Tab. 1.
0 0.5 1 1.5 2
V IN (V)
0
0.5
1
1.5
2
V
O
UT
 
(V
)
With possitive feedback
Without possitive feedback
Fig. 5: DC Voltage Transfer characteristics for VIN+ = 0.8.
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Fig. 6: DC voltage transfer characteristics for variation in VIN+
(Reference Voltage).
The hysteresis width and power consumption for all
the corners are depicted in Fig. 7(a) and Fig. 7(b). It
can be noted that the hysteresis width varies less than
±0.072 V and variation in power consumption is very
less for most of the corners. These results indicate
that self-biasing concept will reduce the sensitivity of
proposed Schmitt trigger to PVT variations, regarding
hysteresis width and power consumption.
From Fig. 8, it is observed that the switching volt-
ages and the hysteresis width of the circuit shown in
Fig. 2, depend upon the positive feedback which specif-
ically depends upon the feedback transistors (M5 and
M6) width. It is noticed that the higher hysteresis
width can be obtained with larger feedback current.
Here VIN+ value set to 0.8 V and W5,6 are varied from
500 nm to 900 nm with increments of 200 nm.
CN C0 C1 C2 C3 C4 C5 C6 C7 C8
Corner
0
50
100
150
200
250
300
350
W
id
th
 (m
m)
(a) Hysteresis width.
CN C0 C1 C2 C3 C4 C5 C6 C7 C8
Corner
0
50
100
150
200
250
300
350
400
450
Po
w
er
 (
W
)
(b) Power.
Fig. 7: Schmitt trigger (represented in Fig. 2) for PVT Corners
listed in Tab. 1.
Tab. 1: List of PVT corners used in simulation.
Corner Process Supply Voltage Temperature(V) (◦C)
CN Stat 1.8 27
C0 NN 1.8 27
C1 FF 1.8 27
C2 SS 1.8 27
C3 Stat 1.8 0
C4 Stat 1.8 40
C5 Stat 1.8 70
C6 Stat 1.8 100
C7 Stat 1.75 27
C8 Stat 1.85 27
0 0.5 1 1.5 2
V IN (V)
0
0.5
1
1.5
2
V
O
UT
 
(V
)
900 nm
700 nm
500 nm
Fig. 8: Switching voltage dependence on feedback transistors
(M5 and M6).
Figure 9 demonstrates that the hysteresis width of
the proposed design shown in Fig. 3 depends on the
bias voltages VB1 and VB2. VB1 = 0 V and VB2 varies
from 0.2 to 0.8 V with the step size of 0.2 V. It also
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0 0.5 1 1.5 2
V IN (V)
0
0.5
1
1.5
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V
O
UT
 
(V
)
200 mV
400 mV
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800 mV
Fig. 9: Switching voltage dependence on control voltage VB2
when pMOS transistors used in positive feedback.
shows that by changing the VBIAS voltage VB2, the
lower switching voltage and width of hysteresis can be
adjusted.
Figure 10 shows the dependence of bias voltages VB1
and VB2 of nMOS transistors on the hysteresis width of
the proposed configuration shown in Fig. 4. Here VB2
varies from 0.8 m to 1.4 V and VB1 = 1.8 V. By com-
paring Fig. 9 and Fig. 10 it can be concluded that due
to the presence of nMOS transistors in feedback, lower
threshold value remains fixed and hysteresis width can
be tuned by changing the upper threshold voltage.
0 0.5 1 1.5 2
V IN (V)
0
0.5
1
1.5
2
V
O
UT
 
(V
)
800 mV
1 V
1.2 V
1.4 V
Fig. 10: Switching voltage dependence on bias voltage VB2
when nMOS transistors used in positive feedback.
Figure 11 shows the main application of the proposed
Schmitt trigger. The input signal is the 50 MHz sine
wave and output is the square wave. Schmitt trigger
circuit can also be used to clean up the noisy signal.
This can be explained through Fig. 12. The proposed
circuit can be used as a quantizer for Asynchronous
0 10 20 30 40 50 60 70 80
Voltage (V)
0
0.5
1
1.5
2
Ti
m
e 
(ns
)
VOUT
VIN
Fig. 11: Input (VIN-) and Output (VO) Waveform of Schmitt
trigger indicates the sine to square wave conversation.
0 10 20 30 40 50 60 70 80
Voltage (V)
0
0.5
1
1.5
2
Ti
m
e 
(ns
)
VOUT
VIN
Fig. 12: Input (VIN-) and Output (VOUT) Waveform of
Schmitt trigger. VIN- is a triangle waveform with volt-
age swing 0–1.8 V (VIN+ = 0.8 V).
gm Amplifier
Proposed 
Schmitt Trigger
c
gm  Amplifier
VOUTVIN
C
Fig. 13: Block diagram of Asynchronous Sigma Delta Modula-
tor.
Sigma Delta Modulator (ASDM) (Fig. 13), where the
input signal is applied to gm–C integrator and then
sent to the proposed Schmitt trigger. The waveform
for the same is shown in Fig. 14.
From Fig. 15, it is observed that bias voltage (VB)
variation will create noteworthy change to the output
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Fig. 14: Input and output waveform of ASDM.
current which will affect the total power consumption
of the circuit.
μ
Fig. 15: Transient characteristic with variation in bias voltage.
Layout for the Proposed Schmitt trigger, represented
in Fig. 3, is shown in Fig. 16. It is drawn using 0.18 µm
technology and occupies an area of 24.1 µm × 28.1 µm.
Table 2 gives the comparison of existing Schmitt trig-
gers with the proposed design. It shows that power
consumption of the proposed Schmitt trigger circuit
is quite low compared to existing differential Schmitt
trigger design’s simulation results, so it can be used in
low power applications. The main advantages of the
proposed circuit are differential configuration, variable
hysteresis and fully complementary CMOS differential
amplifier with no separate biasing require for ampli-
fier, which makes it suitable for low voltage high-speed
applications.
Fig. 16: Layout of proposed Schmitt trigger.
5. Conclusion
Three improved CMOS differential Schmitt trigger de-
signs are proposed in this paper. The novel design ap-
proach uses a self-biasing techniques with fixed hystere-
sis width that makes the circuit less sensitive to PVT
variations. In other two designs, additional transistors
and biasing circuits, are added, which convert the cir-
cuits in tunable hysteresis. Also, it has been proved
through simulation results that Hysteresis width can
Tab. 2: Comparison of existing Schmitt trigger circuits.
Techno- Supply Differential (D) Fixed/Variable Number of Static Power
logy Voltage Single Ended (S) Hysteresis Transistors Consumption
Proposed Design 180 nm 1.8 V D Variable 14 186 µW
Yuan [2] 180 nm 1.8 V D Variable 15+Bias 2.9 mW
Yuan [3] 180 nm 1.8 V D Variable 13+Bias 3.09 mW
Pingyun Wei [19] 0.6 µm 5 V D Variable 12+Bias 0.9 to 2.14 mW
Katyal [12] 180 nm 2 V S Fixed 8 NA
Suresh [14] 180 nm 0.8–1.5 V S Fixed 8 1.2 to 9.469 pW
Meenali Janveja [15] 180 nm 0.5 V S Fixed 8 2.52 µW
Ke Lin [16] 130 nm 1 V S Variable 28 2.51 µW
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be controlled by varying biasing voltage. Proposed cir-
cuits can also be used as comparator by adjusting the
control voltage across the feedback transistors. Despite
simple configuration, the proposed Schmitt trigger is
useful for applications where power and area require-
ments are less.
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